
PCT/EP00/05017

1/15

 \rightarrow Fig. 1b



 \rightarrow Fig. 1c




Fig. 1h







Fig. 1c



5/15 Vcc SDA0 WP SDA1 SCL SDA2 SDA3 SDA0 WP SDA1 SCL SDA2 SDA3 Vss Vcc SDA0 WP SDA1 SCL SDA2 SDA3 SDA0 WP SDA1 SCI. SDA2 SDA3 Vcc Vss Vec SDA0 WP SDA1 SCL SDA2 SDA3 Vec SDA0 WP SDA1 SCL SDA2 SDA3 Vss 11 Vec SDA0 WP SDA1 SCL SDA3 Vss SDA0 WP SDA1 SDA2 SDA3 Vss Vcc 12


Fig. 2b








4 bit parallel address portion defines one of the serial outputs of the dispatcher. Each serial output is connected to one memory unit

Fig. 4A













Fig. 5d







Fig. 6B



14/15




Fig. 7

15/15




Fig. 8